## **PENDING CLAIMS:**

	1	$V_1$ . An i	integrated circuit structure fabrication method, comprising:
	2	form	ning n-type and p-type regions within a substrate;
	3	forn	ning an oxidation barrier on a surface of the substrate over the n-type and p-type regions;
1	4	form	ning a first patterned layer which exposes first isolation areas in the n-type region and
	5	which cove	rs substantially all of the p-type region and active device areas in the n-type region;
	6	rem	oving portions of the oxidation barrier layer exposed by the first patterned layer to expose
	7	the first iso	lation areas;
	8	imp	lanting a first channel-stop dopant into the first isolation areas exposed by the first
	9	patterned la	yer and the oxidation barrier layer;
	10	rem	oving the first patterned layer;
	11	form	ning a second patterned layer which exposes second isolation areas in the p-type region
	12	and which o	covers substantially all of the n-type region and active device areas in the p-type region;
	13	rem	oving portions of the oxidation barrier layer exposed by the second patterned layer to
	14	expose the	second isolation areas;
	15	imp	lanting a second channel-stop dopant into the second isolation areas exposed by the
	16	second patt	erned layer and the oxidation barrier layer;
	17	rem	oving the second patterned layer; and

C1 18

growing a field oxide on the first and second isolation areas where exposed by the oxidation

19 barrier layer in a single oxidation step.

1 (1) The method of claim 1, wherein the first isolation areas are protected by only the second

2 patterned layer during implantation of the second channel-stop dopant into the second isolation areas.

12

2 patterned together with the oxidation barrier using the first and second patterned layers to expose the

3 first and second isolation areas.

+ Hosalux

1 34. The method of claim 33, wherein the oxidation barrier overlies a polysilicon layer on the

oxide layer which is patterned together with the oxidation barrier and the oxide layer using the first

and second patterned layers to expose the first and second isolation areas.

WV

2

3

2

35. The method of claim 1, wherein critical dimensions for the active device areas in the p-type

region are selected independently from critical dimensions selected for the active device areas in the

3 p-type region.

## ATTORNEY DOCKET NO. 91-C-127C1 (STMI01-00022) U.S. SERIAL NO. 09/803,715 PATENT

wolf

- 1 36. The method of claim 1, further comprising:
- 2 prior to removing the first patterned layer, etching the substrate through the first patterned
- 3 layer to form recesses in the first isolation areas in the n-type region.

د ح

wolf

- 37. The method of claim 1, further comprising:
- 2 prior to removing the second patterned layer, etching the substrate through the second
- 3 patterned layer to form recesses in the second isolation areas in the p-type region.

	1	38. A method of forming an integrated circuit structure, comprising:		
	2 -	forming an active stack over two adjacent wells having opposite conductivity types within		
	3	a substrate;		
٠	4	patterning the active stack using a first patterned layer to expose isolation regions within a		
•	5 first well having a first conductivity type;			
1	6	implanting a channel-stop into the exposed isolation regions within the first well masked by		
	7	the first patterned layer, wherein the first patterned layer protects active device areas in the first		
	8	and substantially all of the second well during the implant of the channel-stop in the expe		
,	9	isolation regions within the first well;		
1	0	removing the first patterned layer;		
1	1	patterning the active stack using a second patterned layer to expose isolation regions within		
1	2	the second well having a second conductivity type;		
1	3	implanting a channel-stop into the exposed isolation regions within the second well masked		
1	4	by the second patterned layer, wherein the second patterned layer protects active device areas in the		
1	5	second well and substantially all of the first well during the implant of the channel-stop in the		
1	6	exposed isolation regions within the second well;		
1	7	removing the second patterned layer; and		
1	8	growing a field oxide on the isolation regions within both the first and second wells with a		
1	9	single oxidation step.		

(0 V

- 1. 39. The method of claim 38, wherein the isolation regions within the first well are protected by
- 2 only the second patterned layer during implantation of the channel-stop into the isolation regions
- 3 within the second well.

C2

100

- 40. The method of claim 38, wherein the active stack further comprises:
- a nitride layer overlying an oxide layer, wherein the nitride and oxide layers are patterned
- 3 together using the first and second patterned layers to expose the first and second isolation areas.

osalu

- 1 41. The method of claim 40, wherein the active stack further comprises:
- a polysilicon layer between the nitride and oxide layers, wherein the polysilicon layer is
- 3 patterned together with the nitride and oxide layers using the first and second patterned layers to
- 4 expose the first and second isolation areas.

102

- 1 42. The method of claim 38, wherein critical dimensions for the active device areas in the first
- 2 well are selected independently from critical dimensions selected for the active device areas in the
- 3 second well.

## ATTORNEY DOCKET NO. 91-C-127C1 (STMI01-00022) U.S. SERIAL NO. 09/803,715 PATENT

wes

- 1 43. The method of claim 38, further comprising:
- prior to removing the first patterned layer, etching the substrate through the first patterned
- 3 layer to form recesses in the exposed isolation regions within the first well.

Cont.

1

wolf

- 44. The method of claim 38, further comprising:
- prior to removing the second patterned layer, etching the substrate through the second
- patterned layer to form recesses in the exposed isolation regions within the second well.

Vaj

45. The method of claim 38, wherein the first well is an n-well and the second well is a p-well.

## ATTORNEY DOCKET NO. 91-C-127C1 (STMI01-00022) U.S. SERIAL NO. 09/803,715 PATENT

1	46.	An integrated circuit structure, comprising:
2 ·		an active stack over two adjacent wells having opposite conductivity types within a substrate,
3.		wherein the active stack has openings therethrough over isolation regions within a first well
4	havin	g a first conductivity type and over isolation regions within the second well having a second
5	condu	activity type;
6		a channel-stop within the substrate beneath the isolation regions within the first well; and
7		a patterned masking layer on the active stack and on the substrate within the isolation regions
8	within	the first well, wherein the patterned masking layer has openings therethrough over the
9	isolat	on regions within the second well.
1	47.	The integrated circuit structure of claim 45, further comprising:
2		a channel-stop within the substrate beneath the isolation regions within the second well.